Knowledge

Industrial radio link design for two pipeline PLC sites

Wireless PLC Communications: 5-Mile Pipeline Li...

Design a five-mile PLC wireless link from measured latency, packet-loss, RF-path, security, and fail-safe requirements, with practical guidance for Fresnel clearance, link budgets, EtherNet/IP traffic, and commissioning.

Read more
MicroLogix 1400 controller used for online MUL edit troubleshooting

MicroLogix 1400 Online Edit Error with MUL Inst...

Resolve a MicroLogix 1400 MUL online-edit failure by separating operand-type, data-file, memory, software, and communications causes, then validate scaling behavior without changing several live variables at once.

Read more
PanelView 1000 terminal undergoing a controlled backlight diagnosis

PanelView 1000 Blank Screen: Diagnose Before Re...

A controlled diagnostic path for a blank PanelView 1000, separating supply, contrast, application, LCD image, backlight and inverter faults before selecting a Series-specific repair or replacement.

Read more
Studio 5000 analog scaling replacing an SLC SCP instruction

Replacing SLC SCP Scaling in Studio 5000 Logix

A practical SLC SCP migration method that reconstructs each analog signal contract, selects module scaling, explicit math or a governed AOI, preserves fault semantics and proves equivalence across the full...

Read more
SLC 500 timer value transfer and preset validation logic

Using One SLC Timer Value to Set Another Timer

Transfer one SLC timer value into another preset without creating a moving target. This guide covers time bases, one-shot capture, limits, TON/RTO behavior, HMI approval, and boundary testing.

Read more
Technician tracing intermittent DH-485 faults around 1747-AIC link couplers

Finding Intermittent DH-485 Drops Around a 1747...

Intermittent DH-485 outages near a 1747-AIC can originate in trunk wiring, marginal power, topology, termination, shielding, duplicate addresses, or service tools. Use this evidence-first workflow to isolate the real boundary.

Read more
Analog input raw counts mapped to engineering units with a Logix SCL instruction

Setting Raw and Engineering Limits for Logix SCL

A field guide to Logix SCL scaling that derives raw limits from module configuration, engineering limits from the calibrated instrument, preserves signal quality and verifies normal and fault behavior.

Read more
Managed-switch packet capture of EtherNet/IP traffic from an Allen-Bradley 842E encoder

Capturing EtherNet/IP Traffic from an Allen-Bra...

A nonintrusive packet-capture workflow for an Allen-Bradley 842E encoder, covering mirror-port placement, EtherNet/IP traffic classes, RPI timing, switch evidence, sequence gaps and safe interpretation.

Read more